Abstract-This paper presents a design strategy to incorporate the load network of Class-EF power amplifier (PA) into a compleximpedance-terminated Wilkinson power combiner (WPC) in order to reduce the circuit complexity and footprint. To further reduce the circuit footprint, the WPC and the Class-EF PA's load network are designed using lumped elements as opposed to transmission lines typically employed in the classical designs. The proposed circuit provides an impedance matching from 50 Ω to a complex impedance at the fundamental frequency and a shortcircuit termination at the second harmonic. The new topology exhibits a band-pass frequency response instead of low/high-pass as in the conventional WPCs, thus enabling suppression of unwanted signals at low and high frequencies. Closed-form design equations, derived using even/odd mode analysis, are given along with a design example. Driven by a 3-GHz continuous-wave input signal, the proposed PA delivers 41.5-dBm output power with DCto-RF efficiency of 83.6% at 3.9-dB compressed gain of 15.2 dB.
INTRODUCTION
With power amplifier (PA) consuming the majority of the power in a wireless transceiver chain, it is important to ensure that the PA operates with utmost efficiency. Switch-mode PAs such as Class E [1] and harmonically tuned PAs such as Class F [2] have been extensively used for high-efficiency transmitters. These PAs can theoretically achieve 100% DC-to-RF efficiency since the switch voltage and current waveforms do not overlap, thus leading to zero power dissipation within the switch. The Class-EF PA, reported in [3] - [4] , inherits the advantages offered by the Class E and Class F, namely (i) low peak switch voltage, hence allowing the PA to be operated at high output power, (ii) high load resistance, hence minimizing the loss introduced by the matching network, and (iii) soft switching, hence minimizing the power dissipation during OFF-to-ON transition.
To boost the output power of the PA, power-combining structures such as the isolated Wilkinson power combiner (WPC) [5] and non-isolated quarter-wave transmission lines (QWTLs) power combiner [6] can be utilized. The WPC circuit gains popularity due to its simple topology that is comprised of two identical QWTLs and an isolation resistor, and its superb intrinsic characteristics, namely high isolation and excellent impedance matching at both input and output ports. However, it is impractical to implement it at low RF/microwave frequencies due to the large footprint of the QWTLs, particularly when realized in integrated circuit (IC) format where chip area is at a premium. The typical solution to this problem is by replacing each QWTL with its π equivalent lumped model, i.e., either C-L-C network with low-pass frequency response or L-C-L network with high-pass frequency response, [7] - [8] .
In this paper, we propose a compact architecture that allows the load network of the Class-EF PA to be fully incorporated into the WPC structure (Fig. 1) . A new exact analysis is developed to allow the load resistance RL (typically 50 Ω) connected at port 1 to be transformed to a complex impedance (as opposed to purely resistive impedance assumed in [7] ) at the fundamental frequency (f0) while presenting a short-circuit termination to ports 2 and 3 at 2f0 as required by the Class-EF mode. The proposed circuit makes use of the L-C-L (instead of the more widely adopted C-L-C) network since it can double as a DC-feed inductance (L2 in Fig. 1 ) to bias the drain of the transistors, and as a DC-blocking capacitance (C in Fig. 1 ) to prevent the DC signal from leaking out to the output. Compared with the classical arrangement wherein two identical Class-EF PAs are connected directly to the WPC, the proposed circuit requires fewer components, hence leading to a compact circuit, lower implementation cost, and improved performance due to reduced component parasitics. Additionally, the design methodology presented in this paper requires no tuning of the component values, which significantly shortens the design time.
2018 IEEE Asia Pacific Conference on Circuits and Systems
978-1-5386-8240-1/18/$31.00 ©2018 IEEE 
II. BASIC CONCEPTS

A. Class-EF Power Amplifier
The circuit topology of the Class-EF PA and its idealized switch current and voltage waveforms are shown in Fig. 2 . Here, a switch and a shunt capacitor are used to model a transistor with representing the transistor's output capacitance. The QWTL in Fig. 2 has a pivotal role to supply a DC signal as well as to present a short-circuit and open-circuit terminations to even-harmonic and odd-harmonic components, respectively. The series resonator LSCS is tuned at f0, thus facilitating a short circuit at f0 and a high impedance at harmonic frequencies. As a result, a complex impedance , a short circuit, and a high impedance are presented to the drain of the transistor at f0, 2nf0, and (2n+1)f0, respectively. A set of equations to determine the values of , , and is given in Fig. 2 , where Pout is the output power, VDC is the DC supply voltage, and is a dead time, [3] . From Fig. 2 , it can be observed that the peak switch voltage is 2×VDC that is lower than the Class E's, i.e. 3.562×VDC, and that the zero voltage switching (ZVS) and zero voltage derivative switching (ZVDS) conditions are fulfilled.
Despite the advantages offered by the Class EF, the total series inductance (Fig. 2) is typically of large value. This large inductance is accompanied with a large equivalent series resistance (ESR) whose value is often comparable to the optimum load resistance ( ), thus leading to significant power losses that will degrade the overall PA efficiency.
B. Wilkinson Power Combiner with Complex Impedance Termination
The lumped-element WPC shown in Fig. 3 is formed by replacing each QWTL in the classical WPC arrangement with an L-C-L π network. The circuit components values are derived using even/odd mode analysis, wherein RL that is connected at port 1 is transformed to the Class-EF's optimum impedance Ω seen by ports 2 and 3. Compared with [7] wherein RL is transformed to a purely resistive impedance, this strategy removes the need for additional matching circuits, thus resulting in a compact circuit. For the analysis to provide a complex conjugate match, ports 2 and 3 are terminated with an admittance (p + jq) S where
For odd mode, the plane of symmetry acts as a virtual short circuit, Fig. 3 . Components Lx and GL (= 1/RL) at port 1 are shortcircuited and therefore can be removed from the circuit. The resistor R is split into two, yielding R/2. Equating the real components of Y1 and Y2 yields (2), and equating the imaginary component of Y1 to the complex conjugate of Y2 results in (3).
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For even mode, the plane of symmetry acts as a virtual open circuit, hence R can be neglected, Fig. 3 . Using (3), the admittance YA can be simplified to (4) , and the impedances Z3 and Z4 are then determined as in (5)- (6) .
Finally, and C can be obtained from (5)- (6) .
From (2), (3), (7), and (8), it can be seen that L is dependent on both the conductance p and the susceptance q while R, , and C are dependent on p only.
C. Power-Combining Class-EF Amplifier
In the classical arrangement, two identical Class-EF PAs in Fig. 2 are directly connected to ports 2 and 3 of the WPC in Fig. 3 with the PA and WPC designed and optimized individually. In contrast to this, the proposed PA configuration in Fig. 1 is formed by merging the circuits in Figs. 2 and 3 , wherein the load network of the Class-EF is incorporated into the WPC circuit while preserving the Class-EF's high efficiency and the WPC's high isolation characteristics. A grounded series resonator L1C1 is tuned at 2f0 (9) to facilitate a short-circuit termination at ports 2 and 3. At f0, this resonator provides a net capacitance Ceq given in (10). This capacitance is tuned out by a shunt inductor Lt at f0 (11). The inductance L of the WPC in Fig. 3 and Lt are then combined into L2 defined in (12). The value of Lt can be chosen arbitrarily, thus providing a degree of design freedom. Subsequently, the values of L1, C1, and L2 can be determined. The series capacitor C doubles as a DC-blocking capacitance and the shunt inductor L2 doubles as a DC-feed inductance, hence dispensing the need for a QWTL as in Fig. 2 .
0.75 (10)
III. DESIGN EXAMPLE AND VERIFICATION
To verify the concept and the accuracy of the analysis described in Section II, the PA circuit in Fig. 1 was simulated in Advanced Design System (ADS) with the switch and the shunt capacitor replaced by Cree's CGH40010F GaN transistor model. To obtain maximum power added efficiency (PAE), a load pull simulation was performed on the device. The chief objective here is to find an optimum fundamental-frequency load impedance ( ) while setting the second-harmonic load impedance to zero. For VGG = -2.6 V and VDC = 28 V, the value of extracted at the drain node of the transistor was found to be (10.7 + j21.4) Ω at 3 GHz. This gives 83.2% drain efficiency (DE), 81.2% PAE, and 38.5-dBm output power.
The simulated S-parameters of the modified WPC circuit depicted in the boxed section of Fig. 1 are shown in Fig. 4 with its component values given in Table I . The values of R, L, Lx, and C of Fig. 3 are first calculated using (2), (3), (7), and (8). For a prescribed Lt, the values of L1, C1, and L2 of Fig. 1 are then calculated using (9), (10), and (12). From the inspection of Fig.  4 , return losses at both input and output ports are excellent and the isolation between the two input ports is high. With a transmission zero produced at 6 GHz (2f0) due to the added series resonators L1C1, the high-pass frequency response of the original L-C-L network turns into a band pass, thus enabling suppression of unwanted signals at low and high frequencies. Fig. 5 shows the complete circuit schematic of the proposed PA including the input matching network that is comprised of Cm and Lm with Cm doubling as a DC-blocking capacitance. A resistor RGG = 300 Ω is used to bias the gate of each transistor and help improve the PA stability. The PA performance in terms of output power, gain, DE, and PAE is shown in Fig. 6 with the input power swept from 0 to 30 dBm. The PA exhibits 83.6% DE, 81.1% PAE, and 41.5 dBm output power at 3.9-dB compressed gain of 15.2 dB. These results agree well with the load-pull simulation where the output power of the individual PA is 3 dB lower (38.5 dBm vs. 41.5 dBm) at a similar PAE level. The frequency response of the PA is shown in Fig. 7 with PAE higher than 70% and relatively constant output power achieved across a 450 MHz frequency range from 2.8 GHz to 3.25 GHz.
IV. CONCLUSION
The analysis of a novel Wilkinson-power-combining Class-EF amplifier with a compact lumped-element load network has been presented along with a holistic design procedure. The proposed PA circuit provides an impedance matching from 50 Ω to a complex impedance at the fundamental frequency and a short-circuit termination at the second harmonic frequency. The PA's optimum fundamental-frequency load impedance is obtained from a load pull to maximize efficiency and output power. Closed-form design equations, derived using even/odd mode analysis, have been presented along with a practical design example using commercially available GaN transistors.
